VLSI QnA
This blog provides VLSI interview questions.
Pages
(Move to ...)
Home
About
Digital Design
Verilog
CMOS
Synthesis
VHDL
▼
Showing posts with label
full connection
.
Show all posts
Showing posts with label
full connection
.
Show all posts
Monday, 9 June 2014
Specify Block
›
Specify Blocks : As we discussed in our last post , a delay between a source (input or inout) pin and a destination (output or inout) p...
›
Home
View web version