VLSI QnA
This blog provides VLSI interview questions.
Pages
(Move to ...)
Home
About
Digital Design
Verilog
CMOS
Synthesis
VHDL
▼
Showing posts with label
divide by 3 counter
.
Show all posts
Showing posts with label
divide by 3 counter
.
Show all posts
Tuesday, 3 June 2014
Digital Design Interview Questions - v1.3
›
Q.1) Explain metastability. Answer) A flip flop enters into meta-stable state, when the hold or setup window is violated. At this time, ...
1 comment:
›
Home
View web version
