VLSI QnA
This blog provides VLSI interview questions.
Pages
(Move to ...)
Home
About
Digital Design
Verilog
CMOS
Synthesis
VHDL
▼
Showing posts with label
case statement
.
Show all posts
Showing posts with label
case statement
.
Show all posts
Monday, 12 May 2014
Verilog Interview Questions - v1.5
›
Q.1) If a pure combinational circuit is coded inside always block, is it necessary to mention all of the inputs in the sensitivity list? ...
›
Home
View web version