VLSI QnA
This blog provides VLSI interview questions.
Pages
(Move to ...)
Home
About
Digital Design
Verilog
CMOS
Synthesis
VHDL
▼
Showing posts with label
synthesizable and non-synthesizable construct
.
Show all posts
Showing posts with label
synthesizable and non-synthesizable construct
.
Show all posts
Tuesday, 29 April 2014
Synthesis Interview Questions - v1.0
›
Synthesis is the stage in the design flow which is concerned with translating the HDL code into gates - and that's putting it very simp...
›
Home
View web version
