VLSI QnA
This blog provides VLSI interview questions.
Pages
(Move to ...)
Home
About
Digital Design
Verilog
CMOS
Synthesis
VHDL
▼
Showing posts with label
specparam statements
.
Show all posts
Showing posts with label
specparam statements
.
Show all posts
Sunday, 15 June 2014
Edge Sensitive Paths, Conditional Path Delay and specparam statements
›
Edge-Sensitive Paths An edge-sensitive path construct is used to model the timing of input to output delays, which occurs only when a s...
›
Home
View web version