VLSI QnA
This blog provides VLSI interview questions.
Pages
(Move to ...)
Home
About
Digital Design
Verilog
CMOS
Synthesis
VHDL
▼
Showing posts with label
port connection rules
.
Show all posts
Showing posts with label
port connection rules
.
Show all posts
Tuesday, 6 May 2014
Verilog Interview Questions - v1.4
›
Q.1) If a net has no driver, it gets the value A) 0 B) X C) Z D) U Answer) C Q.2) What is the def...
›
Home
View web version