VLSI QnA
This blog provides VLSI interview questions.
Pages
(Move to ...)
Home
About
Digital Design
Verilog
CMOS
Synthesis
VHDL
▼
Showing posts with label
nonblocking assignments
.
Show all posts
Showing posts with label
nonblocking assignments
.
Show all posts
Friday, 23 May 2014
Interview Questions on Blocking and Nonblocking Assignments
›
This post is continuation to our previous post on blocking and non-blocking assignments . For better understanding of how the blocking and ...
Thursday, 22 May 2014
Verilog "Stratified Event Queue"
›
Verilog "Stratified Event Queue" The Verilog event queue is a conceptual model, which helps us understand how various events l...
1 comment:
Tuesday, 20 May 2014
Blocking, Nonblocking Assignments and Verilog Race Condition
›
Blocking Assignment The blocking assignment operator is denoted by an equal sign ("="). The blocking assignment evaluates the R...
›
Home
View web version