VLSI QnA
This blog provides VLSI interview questions.
Pages
(Move to ...)
Home
About
Digital Design
Verilog
CMOS
Synthesis
VHDL
▼
Showing posts with label
distributed delay
.
Show all posts
Showing posts with label
distributed delay
.
Show all posts
Sunday, 8 June 2014
Delay Models in Verilog
›
Why delays are required in Verilog simulation? Functional verification of hardware only tells whether the functionality of design is corr...
›
Home
View web version
