VLSI QnA
This blog provides VLSI interview questions.
Pages
(Move to ...)
Home
About
Digital Design
Verilog
CMOS
Synthesis
VHDL
▼
Showing posts with label
Race Condition
.
Show all posts
Showing posts with label
Race Condition
.
Show all posts
Tuesday, 20 May 2014
Blocking, Nonblocking Assignments and Verilog Race Condition
›
Blocking Assignment The blocking assignment operator is denoted by an equal sign ("="). The blocking assignment evaluates the R...
Wednesday, 7 May 2014
S-R latch and flip-flop
›
Q.1) Explain S-R Latch using NAND gates. Answer) Latch is a sequential logic circuit which checks all its inputs continuously and will c...
›
Home
View web version
